Senior VLSI / FPGA Engineer

תיאור התפקיד

Responsibility for the overall design of digital logic blocks from an architectural specification, RTL design, block level verification, synthesis, timing constraints – through full-chip sign-off.

The Responsibility also includes supporting design verification and backend to tape out of the full chip.

דרישות התפקיד

BSEE is required, MSEE is preferred.

Minimum 5 years of experience in logic design using VHDL/Verilog.

Experience with architecture, specs, documentation, coding in Verilog and debugging.

Knowledge of USB, DDR2/DDR3 and modem PHY designs – an advantage.

Experience in full VLSI project flows – an advantage.

Knowledge in verification processes – an advantage.

שליחת קורות חיים למשרה זו

File name:

File size:

דילוג לתוכן